

ANALOG INTERFACE CARD - A2D2A

For Texas Instruments DSP Development Systems

Hardware for Signal Processing & Control

AFFORDABLE HARDWARE IMPLEMENTATION

Hardware for Signal Processing and Control

© Antal Soos
aSoos Inc.
1100 8th Ave. SW • Suite 704
Calgary, AB. T2P 3T9
Canada
Phone 403.228.2842





Abstract

Analog to Digital & Digital to Analog converter interface card – A2D2A

The design of an interface card with eight analog inputs and four analog outputs is described in this technical paper. The standards stipulated in Texas Instruments *TMS320 Cross-Platform Daughtercard Specification, Revision 1.0*, [1] have been followed in the design process. This card can be used with any Texas Instruments TI320 DSP development system, as presented in Figure 1. The A2D2A generates all of the necessary voltages on board from the 5V power, which is available according to the *TMS320 Cross-Platform Daughtercard Specifications*. For an easy interface, the common BNC coaxial connectors are used for the input and output connections. To reduce the manufacturing costs, the card is designed using a two layer PCB.





Figure 1 Usage of the A2D2A daughtercard

Table of Contents

Abstract	ii	Input Buffer	8
Introduction	1	Output Buffer	8
A2D2A Card	1	Reference voltages	9
Highlights	2	Positive Reference	9
Main Characteristics of the A2D2A Card	3	Negative Reference	9
Description	4	Interpretation	10
Timing Control	5	Shielding	11
Timing Diagram	5	Power Source	11
DSP and A2D2A Communication	6	Enhancement of A/D Conversion	15
Chip Select	4	Programming the PLD	17
Address Space	6	References	18
Control Signals	7	A2D2A Attached Documents	19

□



Introduction

Signal processing and control algorithms have increased in complexity since their introduction in the 1960's. The main research tools that have contributed to the development of these algorithms are simulation tools such as matlab from The MathWorks. Although these tools have become increasingly sophisticated, the evaluation of the proposed algorithms can only be performed through real-time experiments.

The implementation of signal processing and control algorithms in real-time experiments has become more feasible with the introduction of Digital Signal Processors (DSP). For implementation, it is required that these DSPs be constructed in the form of embedded systems. On the market, more than one system is available with the ability to perform either general or specific functions. These systems are frequently characterized by high price and a low lifespan, due to their fast evolution. Fortunately, all the DSP manufacturers sell their DSPs in the form of a development system, consisting of a minimal hardware and a development software bundle at an affordable price. Although the supplied hardware enables real-time algorithm development, the required connection to the analog world is seldom included. In order to overcome this problem, the DSP development boards are equipped with expansion connectors which allow the attachment of daughtercards. Only a few companies, such as Analog Devices, Motorola, and Texas Instruments, dominate the market of DSPs.

In the following, the A2D2A interface card is described, which can be used by Texas Instruments development systems. This document is written not only with the intention to describe the developed A2D2A analog interface card but also with the objective is to present adequate information that aids the design of similar interface cards.

A2D2A Card

The top view of the A2D2A daughtercard is shown in Figure 2. The upper eight BNC connectors are the analog inputs while the lower four BNC connectors are the analog outputs. To prevent both mechanical and electrical damage to the card, the top surface does not contain electrical elements.




Figure 2 A2D2A: Top View

The electrical components are mounted on the bottom panel, as presented in Figure 3. The power converter section, located to the left, is between the two connectors. On the photo, the A/D section is to the upper right and the D/A section is to the lower right.




Figure 3 A2D2A: Bottom View

Highlights

The A2D2A interface card, which facilitates communication between a TMS320 DSP development system and the analog environment, contains eight analog to digital (A/D) converter channels and four digital to analog (D/A) converter channels. For easy interfacing, the card uses common BNC coaxial connectors. The characteristic components of the interface card are listed in Table 1, while its block diagram is presented in Figure 4.

The A2D2A card offers eight channels of 14-bit A/D conversions and a sampling rate which can attain a frequency of 83kHz, as well as four channels of 16-bit D/A conversions, making it ideal for data acquisition in multidimensional signal processing, transient capture, and control systems.

Any sampling rate from 0 Hz to 83 kHz can be derived from the internal clock of the DSP. Due to the employed A/D converter, AD7865AS-1, from Analog Devices, all channels are sampled simultaneously with virtually zero phase delay. Both the inputs and the outputs are equipped with appropriate amplifiers, which increase the input resistance and ensure the adequate output signal power.

Main Characteristics of the A2D2A Card

- **Input:** single-ended, ± 10.0 V, full scale, $250\text{ G}\Omega$ impedance
- **Output:** ± 5.0 V, full scale, low output impedance, up to ± 250 mA, thermal protection
- **A/D and D/A conversions:** 14-bit and 16-bit respectively
- **Sampling rate:** provided by an internal DSP clock, varies from 0 Hz to 83 kHz
- **Power:** 1.0 A at +5 V supplied by the DSP board




Figure 4 A2D2A: Block Representation

Table 1: Characteristic Components of the A2D2A Card

Description	Part Number	Quantity	Manufacturer
A/D Converter	AD7865AS-1	2	Analog Devices
D/A Converter	DAC7644E-ND	1	Burr-Brown
Voltage Reference	LT1461DHS8-2.5	2	Linear Technology
Operational Amplifier	OPA2277UA	9	Burr-Brown
Buffer	BUF634U	4	Burr-Brown
Switching Power Supply	LT1533CS	3	Linear Technology
3.3V to 5V Interface	SN74LVC4245APWR	3	Texas Instruments
Control Logic	EMP7032AE	1	Altera Corporation

In order to simplify the card's usage, the A2D2A is equipped with its own voltage converters of -12, -5, 5, and 12 V. These voltage converters are necessary for the board's functioning.

Description

One of the design objectives was to minimize the required interaction between the A2D2A card and the DSP. This was accomplished by the following manner. The timing of the A/D conversion is directly connected to the DSP's clock output. When the A/D conversion is complete, it generates an interrupt on the DSP. This is used to initiate a Direct Memory Access (DMA) transfer to read the converted data. At the end of the DMA transfer, a new interrupt is generated, which signals to the DSP that the A/D data is ready for processing. The D/A conversion control is further simplified when the write action automatically generates the D/A conversion. Next, the different units of the A2D2A card are described.

Timing Control

The timing of the A2D2A's conversion is initialized by a TOUT0 signal that is generated by the DSP's Timer 0. The resulting conversion lasts about 12 μ s. Following the completion of the conversion, an EXT_INT4 signal is generated. This signal is connected to the DSP's external interrupt line and generates an interrupt in the DSP, signaling that the data is ready for reading on the A2D2A card. The TOUT0 and the EXT_INT4 signals are the DSK's Peripheral Connector (J2) pins, 45 and 53 respectively. This is presented in Figure 5.




Figure 5 A/D Conversion Timing Control

Timing Diagram

The assumption presented on the timing diagram is that the appropriate supporting software is running on the DSP; hence, optimal A2D2A card usage is achieved. As presented in Figure 6, the TOUT0 pulse initiates the A/D conversion and it also starts a direct memory access (DMA) that updates the D/A converter's registers. These processes occur simultaneously. The four D/A registers are updated within 1.2 μ s of the starting pulse. The A/D converter is designed to concurrently sample the eight channels within a few nanoseconds, thereby preserving the relative phase information between the input signals. At the end of A/D conversion, the EXT_INT4 interrupt signal initiates a second DMA access to the A2D2A card, in order to read the eight A/D registers. When the data transfer is complete, the DSP receives the INT8 interrupt, which signals that the converted data is ready for processing. In this design, the maximum conversion frequency can be selected as 83 kHz.




Figure 6 Timing Diagram for A2D2A

DSP and A2D2A Communication

A detailed connection diagram, presenting the used signals, is shown in Figure 7. All the necessary control functions of the A2D2A are implemented in a Programmable Logic Device (PLD). The communication between the TMS320 DSK and the A2D2A card is facilitated by both the Memory Connector (J1) and Peripheral Connector (J2).

Chip Select

The access to the A2D2A registers is enabled if the chip select line J1:78, DC_CSa# is at a low level [1]. This chip select line on the Memory Connector's 78 pin is recognized by the DSP as either: CE2, CE1, DS# or XCE0# depending on which EVM or DSK is used [1]. Specifically, the chip select line for the TMS320C6711DSK corresponds to CS2, which is activated if the DSP selects a memory space of 0xA0000000 and above.

Address Space

The address space of the A2D2A is only 16 words long, as presented in Table 2. The address lines are connected to the J1:26:23 pins of the DSP's Memory Connector.

Table 2: The Memory Space of the A2D2A Card

Address Space	Device	Access
0 - 3	Future Use	-

4 - 7	A/D Channels 1-4	Read
8 - 11	A/D Channels 5-8	Read
12 - 15	D/A Channels 1-4	Write

Specifically, the space for the TMS320C6711DSK is located at the addresses from 0xA0000000 to 0xA000003C, by the increment of 0x4. Thus, the A/D Channel 1 can be read on address 0xA0000010, Channel 2 on address 0xA0000014, and so on. The D/A Channel 1 can be written on address 0xA0000030, D/A Channel 2 on 0xA0000034, and so on.

Control Signals

The access to A2D2A card is controlled by signals ARE#, AWE# and AOE# on the J1:73, J1:74 and J1:75 pins, respectively. It is mandatory that the DSP's memory access timing is configured to satisfy the requirements stipulated in [2]and [3].




Figure 7 Connection Diagram of A2D2A

Input Buffer

In order to increase the input resistance a high precision operation amplifier, OPA2277 from Burr-Brown Corporation [4], is implemented. The OPA2277 is free from phase inversion and overload problems. It is stable in the implemented unity gain and provides excellent dynamic behavior.

The inputs of the A2D2A card are protected by the built in $1\text{ k}\Omega$ series input resistors and diode clamps of the OPA2277. The inputs can withstand $\pm 30\text{ V}$ differential inputs without damage. The protection diodes will, of course, conduct current when the inputs are over-driven. This may disturb the slewing behavior of the unity-gain follower application, but it will not damage the card [4].




Figure 8 Input Signal Buffering

Output Buffer

The output is constructed by using a combination of an operation amplifier [4] and a high-speed buffer, BUF634, from Burr-Brown Corporation [5]. In this circuit configuration, as presented in Figure 9, the work is divided so that the operation amplifier is responsible for precision while the buffer provides the necessary current. An important advantage of this combination is that the power dissipation is managed by the buffer. The operation amplifier is loaded only by the low input current of the buffer. The circuit parameters such as offset, drift, noise, and harmonic distortion depend almost entirely upon the operation amplifier used in the circuit [6]. The output from the D/A converter is $\pm 2.5\text{ V}$ (full scale). For the selected $R1 = R2 = 10.0\text{ k}\Omega$, the gain of the buffer becomes $G = 1 + (R2/R1) = 2$ and the buffer's output is in the range of $\pm 5.0\text{ V}$ (full scale). The maximum gain, for the $\pm 2.5\text{ V}$ full scale input voltage with the $\pm 12\text{ V}$ power supply, is when $G = 4$. This can be obtained by selecting $R2 = 30.0\text{ k}\Omega$ from the standard 1% resistor group.




Figure 9 Output Signal Buffering

Reference voltages

Positive Reference

The A/D and D/A converters require reference voltages of + 2.500 V and -2.500 V. To attain the highest precision, the LT1461 from Linear Technology has been selected [7]. The LT1461 combines very high accuracy and low drift with low supply current requirements. The design of the + 2.500V reference on the A2D2A card follows the recommendations from [7], as presented in Figure 10.




Figure 10 Positive Reference

Negative Reference

In order to obtain a high accuracy negative reference, the LT1461 is used in a modified connection, Figure 11. Although LT1461 is used as very stable negative reference, it requires a positive voltage applied to the Vin to bias internal circuitry. The input positive voltage must be current limited with a resistor to keep the output PNP transistor from turning on and driving the grounded output, Vout. The -2.500 V reference design is presented in Figure 11.




Figure 11 Negative Reference

Interpretation

The connection between the real world of the input/output voltages and the corresponding representation of this in the DSP is available in Table 3 and Table 4.

Table 3: A/D Conversion Characteristics

Voltage on the Input	Raw Count Read	Float Representation
- 10 V	0x8000	-10.0
0 V	0x0000	0.0
+ 10 V	0x7FFF	10.0

Table 4: D/A Conversion Characteristics

Voltage on the Output	Raw Count	Float Representation
- 5 V	0x0000	-5.0
0 V	0x8000	0.0
+5 V	0xFFFF	5.0

Shielding

During the initial tests it was observed that the proximity of the DSP and the A/D converters resulted in a noisier measurement than it is normally expected. After some experimentation a shielding was designed between the DSP and the A2D2A card, as presented in Figure 1. The shield is made of a thin sheet of tin according to the specifications given in Figure 13. The shield considerably reduces the noise on the measured data.




Figure 12 The Mounted Shield




Figure 13 Shield Specifications

Power Source

The DSP connectors only provide 3.3V power for the digital signal drivers and 5V with maximum 1.0 A electric power for the daughtercard powering. The components on the A2D2A card require -12V, -5V, 5V and 12V. Using external power sources would be expensive and it could also introduce more possibility for error. The simplest and safest approach is to generate the required powers on board, using DC/DC

converters. For this reason, three DC/DC switching power converters were added to the A2D2A card, to convert the 5V input power to -12V, 7V and 12V. Further, linear regulators are used to produce the -5V from -12V and 5V from 7V. The linear regulators ensure that the noise on the power is even less than that on the already low noise switching DC/DC converters.

The most important component of the DC/DC converter is an ultra low-noise switching regulator, the LT1533CS from Linear Technology [7]. This controller is considered as the least noisy switching power supply on the market. For the design the suggested schema from Linear Technology is used with one modification. Since the suggested transformers were not available in small quantities, these were replaced with transformers made from toroid cores from Magnetics¹ and manual winding. For the transformers the ZR-41605-TC core is selected. The inductive filters are using the OW-40705-TC cores.




Figure 14 Dimension Definitions

ZR-41605-TC: $\phi_E=15.9\text{mm}$,
 $\phi_I=8.89\text{mm}$, $H=4.7\text{mm}$, $A_S=0.153\text{cm}^2$,
 $AL= 1.260\text{ mH/turns}$

OW-40705-TC: $\phi_E=7.6\text{mm}$, $\phi_I=3.18$
 mm , $H=4.7\text{mm}$, $A_S=0.98\text{cm}^2$, $AL =$
 8.350 mH/turns

ϕ_E is the external diameter, ϕ_I is the internal diameter, H is the height of the ferrite toroid core and AL is the magnetic field generated by a single turn.

The required number of turns is determined by the Faraday's law [12]:

$$N_p = \frac{(V_{in} - V_F) \cdot \left(0.8 \cdot \frac{1}{2 \cdot f_{sw}}\right) \cdot 10^8}{A_S \cdot \Phi} \quad \text{Eq 1}$$

where :

$V_{in} = 5\text{V}$ is the input DC voltage

¹ Magnetics Division of Spang & Company

$V_F = 1V$ is the forward voltage drop of the rectifier

$f_{SW} = 90 \text{ kHz}$ is the selected switching frequency of the push-pull converter

$A_S = 0.153 \text{ cm}^2$ effective cross section area of the core

$\Phi_p = 1000G = 0.1T$ peak flux density.

The number of primary turns is inversely proportional to peak flux density, Φ_p . In order to minimize the required number of turns, N_p , it would seem desirable to maximize Φ_p . Above 50 kHz, increasing core losses forces a decrease in peak flux density. At 100 to 200 kHz, the peak flux density may have to be limited to 1200 or possibly to 800 G, respectively, to achieve an acceptable low core temperature rise [12].

The calculated required primary turns are $N_p = 11.62 \rightarrow 12$.

The secondary turns number is calculated through the secondary to primary turns ratio N_s / N_p equations [7]

$$N_s / N_p = \frac{V_{out} + V_F}{2 \cdot T_d \cdot (V_{in \min} - V_s)} \quad \text{Eq 2}$$

where $V_{out} = 12V$ and $V_{out} = 7V$, for the desired output voltages of +/-12V and 7V respectively.

$V_F = 0.5$ forward drop of the rectifier [7]

$T_d = 0.44$ the maximum duty cycle of each driver. For the LT1333 it is 0.44 [7]

$V_{in \min} = 4.5V$ the expected minimum input voltage

$V_s = 0.5V_F = 0.5$ switch on voltage [7].

The resulting ratio of the secondary to primary turns is $N_s / N_p = 44$ and $N_s / N_p = 27$ for +/-12V and 7V respectively.

The detailed winding is presented in Figure 15. The connection of the transformer is presented in Figure 16.




Figure 15 Inductor / Transformer winding




Figure 16 Transformer connection

The power supply section of the A2D2A is presented in picture Figure 17, where the three transformers with six inductor-filters can be clearly observed between the Peripheral and Memory connectors.




Figure 17 The Realized Power Section

$$\bar{y}_n = \frac{1}{N} \cdot \sum_{i=0}^N y_{n-1} . \quad \text{Eq 4}$$

For this procedure to be legitimate, the changes in the measured signal must be negligible on the length of the N sampling interval. Thus, $\bar{y}_n^0 \cong \bar{y}_{n-1}^0 \dots \cong \bar{y}_{n-N}^0$ and

$$\bar{y}_n = \bar{y}_n^0 + \frac{1}{N} \cdot \sum_{i=1}^N \xi_{n-1} \quad \text{Eq 5}$$

where \bar{y}_n^0 is the average of the measured signal. The increase in the signal to noise ratio by the averaging process depends on the distribution of this random signal ξ_n . In a technical environment, this signal is usually a normally distributed random signal (white Gaussian noise) with zero mean. In the worst case scenario, this signal can be a uniformly distributed random signal. It is important to stress that if the mean of the random signal ξ_n is other than zero, the averaging process will not improve the measurements; rather, it will emphasize the bias of the nonzero mean.

When the random signal $\xi_n \sim N(0, \sigma^2)$ is normally distributed with zero mean and variance σ^2 , then the noise reduction in the A/D conversion data, obtained by averaging, is [9]

$$\bar{\xi}_n = \frac{1}{N} \sum_{i=1}^N \xi_{n-1} \quad \text{where } \xi_n \sim N\left(0, \frac{1}{N} \sigma^2\right) \quad \text{Eq 6}$$

Even though the averaged signal is also normally distributed with a zero mean, there is a $1/N$ reduction in the noise variance, which corresponds to a $\sqrt{1/N}$ reduction of the standard deviation of the random signal. Consequently, the calculated average of 16 converted samples will improve the measurement accuracy by reducing four times the Gaussian noise in the measured data. In this way, the measurement accuracy improves by an extra two least significant valid bits.

When the random signal $\xi_n \sim U(-\omega, \omega)$ is uniformly distributed in the interval $-\omega \leq \xi_n \leq \omega$, the corresponding variance is $\sigma^2 = \omega^2 / 3$ [10]. It is well known that the distribution of the sum of N uniformly distributed random signals rapidly approaches normal distribution, as N increases [11]. Accordingly,

$$\bar{\xi}_n = \frac{1}{N} \sum_{i=1}^N \xi_{n-1} \quad \text{where } \bar{\xi}_n \sim N\left(0, \frac{1}{N} (N \cdot \sigma^2)\right) \quad \text{Eq 7}$$

The variance of the sum is linearly increasing by the number of summing elements. This means that if the random signal $\xi_n \sim U(-\omega, \omega)$ is uniformly distributed, the signal accuracy cannot be improved by the averaging process. Fortunately, very few technical systems have uniformly distributed contaminating signals.

Programming the PLD

The selected device for the control logic is an electronically configurable PLD, EMP7032AE, from Altera Corporation. The configuration is done through a JTAG interface when it is connected to the DSK, which powers both the PLD and the JTAG interface units, shown in Figure 19. The used JTAG interface with a parallel port connection to a personal computer is also constructed for this event following the instructions available at the Altera website. For the configuration and the design a freely available software is used from the Altera website.

For the JTAG connection, to save space, no formal connector is designed rather test points are included, which are clearly marked in the upper copper layer with TDO, TDI, TMS, GND, and 3.3V symbols. For the connection, five thin insulated wires are soldered to these points, which are removed after the configuration has been done.




Figure 19 The A2D2A Configuration

References

- [1] Bell, D., “TMS320 Cross-Platform Daughtercard Specification”, Texas Instruments, Application Report, SPRA711, November, 2000.
- [2] Datasheet, “AD7865 Four-Channel, Simultaneous Sampling, Fast, 14-Bit ADC”, Analog Devices Inc., Norwood, MA, USA, 2000.
- [3] Datasheet, “DAC7644 16-Bit, Quad Voltage Output Digital-to-Analog Converter”, Burr-Brown Corporation, Tucson, AZ, USA, 1999.
- [4] Datasheet, “High Precision Operational Amplifiers - OPA2277”, Burr-Brown Corporation, Tucson, AZ, USA, 1999.
- [5] Datasheet, “250mA High-Speed Buffer - BUF634”, Burr-Brown Corporation, Tucson, AZ, USA, 1996.
- [6] Vöhringer, U., “Combining an Amplifier with the BUF634”, Burr-Brown International GmbH, Application Bulletin AB-101, Tucson, AZ, USA, 2000.
- [7] Datasheet, “Micropower Precision Low Dropout Series Voltage Reference Family - LT1461”, Linear Technology Corporation, Milpitas, CA, USA, 1999.
- [8] Kay, S. M., “Fundamentals of Statistical Signal Processing, Volume 1: Estimation Theory”, Prentice Hall - Signal Processing Series, NJ, USA, 1993.
- [9] Papoulis, A., and Pillai, S. U., “Probability, Random Variables, and Stochastic Processes”, Fourth Edition, McGraw-Hill, New York, NY, USA, 2002.
- [10] Cramér, H., “Mathematical Methods of Statistics”, Princeton University Press, Princeton, NJ, USA, 1958.
- [11] Mitra, S. K., “On the Probability Distribution of the Sum of Uniformly Distributed Random Variables”, SIAM Journal on Applied Mathematics, Vol. 20, No. 2, March, 1971, pp. 195-198.
- [12] Pressman, I. A., “Switching Power Supply Design”, McGraw-Hill, New York, NY, USA, 1997.

A2D2A Attached Documents

➤ **PLD Configuration Definition**


- Input/Output signal interpretation of the PLD
- VHDL code of the PLD


➤ **A2D2A Schematics**

- Schematics Connection Block
- Schematics 1/4
- Schematics 2/4
- Schematics 3/4
- Schematics 4/4

➤ **PCB Image**


- Top PCB layer
- Bottom PCB layer






```
1 -- Generated by Quartus II Version 2.2 (Build Build 147 12/02/2002)
2 -- Created on Wed Apr 02 02:42:20 2003
3
4 LIBRARY ieee;
5 USE ieee.std_logic_1164.all;
6
7 -- Entity Declaration
8
9 ENTITY logyc IS
10     -- {{ALTERA_IO_BEGIN}} DO NOT REMOVE THIS LINE!
11     PORT
12     (
13         A0 : IN STD_LOGIC;
14         A1 : IN STD_LOGIC;
15         A2 : IN STD_LOGIC;
16         A3 : IN STD_LOGIC;
17         TIN : IN STD_LOGIC;
18         FRSDATA1 : IN STD_LOGIC;
19         BUSY1 : IN STD_LOGIC;
20         FRSDATA2 : IN STD_LOGIC;
21         BUSY2 : IN STD_LOGIC;
22         CS : IN STD_LOGIC;
23         AOE : IN STD_LOGIC;
24         ARE : IN STD_LOGIC;
25         AWE : IN STD_LOGIC;
26         INT4 : OUT STD_LOGIC;
27         CONVST : OUT STD_LOGIC;
28         CS_ADC1 : OUT STD_LOGIC;
29         CS_DAC : OUT STD_LOGIC;
30         LOADDACS : OUT STD_LOGIC;
31         RD : OUT STD_LOGIC;
32         WR : OUT STD_LOGIC;
33         RW : OUT STD_LOGIC;
34         CS_ADC2 : OUT STD_LOGIC;
35         TR : OUT STD_LOGIC;
36         D0 : INOUT STD_LOGIC;
37         D1 : INOUT STD_LOGIC
38     );
39     -- {{ALTERA_IO_END}} DO NOT REMOVE THIS LINE!
40
41 END logyc;
42
43 -- Architecture Body
44
45 ARCHITECTURE logyc_architecture OF logyc IS
46
47 BEGIN
48
49     INT4 <= not ( BUSY1 or BUSY2);
50     CONVST <= TIN ;
51     CS_ADC1 <= CS or A3 or not A2 ;
52     CS_ADC2 <= CS or not A3 or A2 ;
53     CS_DAC <= CS or not A3 or not A2 or (ARE and AWE);
54     TR <= AOE;
55     LOADDACS <= CS or not A3 or not A2;
56     RW <= not AOE;
57     WR <= AWE;
```


```
58     RD <= ARE;
59
60     D0 <=   FRSDATA1 when (CS or A3 or not A2 or AOE) = '0' else
61           FRSDATA2 when (CS or not A3 or A2 or AOE) = '0' else
62           'Z';
63     D1 <= A1 when (CS or A3 or not A2 or AOE) = '0' else
64           A1 when (CS or not A3 or A2 or AOE) = '0' else
65           'Z';
66
67 END logyc_architecture;
68
```




aSoos Inc.		
Title A2D2A Block Diagram		
Size: Letter	Scale: 1:1	Sheet 0 of 4
Date 2005.04.25	Rev. 1	




aSoos Inc.		
Title	A2D2A - Power supply	
Size: Letter	Scale: 1:1	Sheet 1 of 4
Date 2005.04.25	Rev. 1	




aSoos Inc.		
Title	A2D2A - D/A Conversion	
Size: Letter	Scale: 1:1	Sheet 2 of 4
Date 2005.04.25	Rev. 1	



aSoos Inc.		
Title A2D2A - DSP Interface		
Size: Letter	Scale: 1:1	Sheet 3 of 4
Date 2005.04.25	Rev. 1	






aSoos Inc.		aS	
ENGINEER: Soos, Antal PHONE: (403)228-2842	TITLE: ADC_DAC for TI DSP		
ENGINEER: PHONE:	PART NO: 20020907	REV: 1	DATE: 2005.04.25
FILE NAME: A2D2A	LAYER: 2	GERBER: .GTS	



0 1.0 2.0 3.0 4.0 5.0 6.0 7.0



3522.022 (mil)

3522.022 (mil)

ASDSA		LAYER: 5	GERBER: .GBR
FILE NAME:	ASDSA	LAYER: 5	GERBER: .GBR
PHONE:	50050907	REV: 1	DATE: 2002.04.22
ENGINEER:			
PHONE:	50050907		
ENGINEER:			
PHONE:	(408)238-3843		
ENGINEER:	2005 Antel		
TITLE:	ADC_DAC for TI DSP		
2005 Inc.			

25

